

# Eventide

the next step



digital delay lines  
instant flangers  
omnipressors  
harmonizers  
monstermats

EVENTIDE CLOCKWORKS, INC • 265 WEST 54TH STREET • NEW YORK, N.Y. 10019 • 212-581-9290

*Harmonizer, Instant Flanger, Monstermat and Omnipressor are trademarks of  
Eventide Clockworks Inc.*

LM323 - 3 amp, 5 volt positive regulator

7812UC - 12 volt regulator  
 7815UC - 15 volt regulator  
 7915UC - minus 15 volt regulator



7812UC +  
 7815UC      output  
                  common  
                  input


7915UC      output  
                  input  
                  common

82S123 or 74S288 - 256 Bipolar PROM (32 x 8)

VERY IMPORTANT NOTE:

All parts with the above marking are FACTORY PROGRAMMED, and will fit only into their own specific locations on each circuit board. THEY ARE NOT INTER-CHANGEABLE. For example, you cannot exchange IC60 and IC61 on the HD921 board - they have been programmed differently, and their characteristics are completely different.


Should you ever need replacements for any of these parts, you must specify the board number and the IC number, to ensure receiving the correct replacement.



ICM7217 - Complementary MOS 4-digit Up/Down counter-decoder-driver



MC10131 Dual D-Type Master/Slave Flip-Flop



R-S TRUTH TABLE

R	S	Q <sub>n+1</sub>
L	L	Q <sub>n</sub>
L	H	L
H	L	L
H	H	N.D.


CLOCKED TRUTH TABLE

C	D	Q <sub>n+1</sub>
L	φ	Q <sub>n</sub>
H	L	L
H	H	H


φ = Don't care  
 C = C<sub>1</sub> + C<sub>2</sub>  
 A clock H is a clock transition from a low to a high state.

16 K Dynamic RAM (various manufacturers and part numbers)

PIN CONFIGURATION




LOGIC SYMBOL




PIN NAMES

A <sub>0</sub> A <sub>6</sub>	ADDRESS INPUTS	WE	WRITE ENABLE
CAS	COLUMN ADDRESS STROBE	V <sub>BB</sub>	POWER (+5V)
D <sub>IN</sub>	DATA IN	V <sub>CC</sub>	POWER (+5V)
D <sub>OUT</sub>	DATA OUT	V <sub>DD</sub>	POWER (+12V)
RAS	ROW ADDRESS STROBE	V <sub>SS</sub>	GROUND


BLOCK DIAGRAM




TL064 Quad op amp




LM1496 Balanced modulator-demodulator



AD7523 8 Bit D/A converter



AD7531 - 4-Quadrant Multiplying D/A Converter




AM2901 - Four-bit bipolar micro-processor slice




TL081 - JFET-Input Operational Amplifier




RC4151 - Voltage to Frequency Converter




TL084 - JFET-Input Quad Operational Amplifier




**74C10**  
Triple 3-input  
NAND gate




**74C86**  
Quad 2-input  
Exclusive-OR gate




**74LS86**  
Quad 2-input  
Exclusive-OR gate




**74C901**  
Hex inverting  
TTL buffer




**74C909**  
Quad comparator




**CD4006**  
18-stage static  
shift register




**CD4017**  
Decade counter/divider with  
10 decoded outputs




**CD4024**  
7-stage ripple-carry  
binary counter/divider




**CD4046**  
Micropower  
phase-locked loop




**CD4066**  
Quad bilateral switch




**CD4518, MC14518**  
Dual synchronous up counter




**CD4528, MC14528**  
Dual monostable  
multivibrator




74LS00, 74C00  
Quad 2-input  
NAND gate




74LS02, 74C02  
Quad 2-input  
NOR gate




74LS04, 74C04  
Hex inverter




74LS08, 74C08  
Quad 2-input  
AND gate




74LS32  
Quad 2-input  
OR gate




74LS74, 74C74  
Dual positive edge-  
triggered flip-flop




74LS85  
4-bit magnitude  
comparator




74LS112, 74S112  
Dual JK negative edge-  
triggered flip-flop




74LS113, 74S113  
Dual JK negative edge-  
triggered flip-flop



74LS151  
8-to-1 multiplexer





74LS192  
BCD decade  
up/down counter



74LS193, 74C193  
4-bit binary  
up/down counter



74LS374  
Octal D flip-flop (3-state)






• INDICATES PIN # 1

RIBBON CABLE HARNESSSES



## INTER-BOARD CONNECTORS

REV	DESCRIPTION	DATE
01	PER ECO#435	8-21-78
02	PER ECO# 450	11-10-78



- NOTES:**
1. UNLESS OTHERWISE SPECIFIED:
    - A. RESISTORS ARE EXPRESSED IN OHMS AND ARE  $\pm 5\%$ .
    - B. CAPACITORS ARE EXPRESSED IN MICROFARADS.
    - C. OP-AMPS ARE #14G241.
  - \*2. SELECT C15 + R33 PER SPEC. DWG. A164001.
  - Δ 3. SELECT QA3 PER SPEC. DWG. 160002.
  - 4. SELECT QA1 PER SPEC. DWG. 160016.

dbx inc. WATFORD, MASS.






4/11/78 RELEASED BY: JFC 25 JUN 78

SCHEMATIC

MODEL 303C TYPE II 15V




340123 02






HP 941 REV. D.E SHEET 2 OF 2

FUNCTION SELECT, CONTROL, AND DISPLAY




DELAY ONLY DELAY SET (μSEC)  
HP 941 REV. D,E SHEET 1 OF 2

AUDIO CONTROL AND DELAY SET




MAIN OUTPUT REFERENCE VOLTAGE AND DELAY ONLY DAC

HD 921 REV. C, D  
SHEET 7 OF 7




FIFO ARRAY AND TIMING,  
MAIN OUTPUT DAC

HD 921 REV. C.D SHEET 6 OF 7




DATA PROM, CPU ANALOG OUT  
AND RAM ADDRESS AND TIMING

HD 921 REV.C.D  
SHEET 5 of 7



16-BIT CENTRAL PROCESSING UNIT (CPU) AND  
16K DYNAMIC RANDOM ACCESS MEMORY ARRAY (RAM)


HD 921 REV.C,D  
SHEET 4 OF 7



CPU STATUS FLAGS AND  
CONDITIONAL INSTR LOGIC

HD 921 REV. D  
SHEET 3 OF 7

VAR 4-74



NOTE:  
 PROMS ARE FACTORY PROGRAMMED. CONTACT EVENTIDE FOR REPLACEMENT PARTS. THEY ARE NOT INTERCHANGEABLE.


TIMING AND MICRO-INSTRUCTION  
 PROGRAMMABLE READ-ONLY-MEMORIES (PROMS)

HD 921 REV. D  
 SHEET 2 OF 7




ANALOG-TO-DIGITAL CONVERTER OUTPUT TO 11x16 RAM ARRAY DATA INPUT

33  
NENAD  
CMP  
10/19  
NRSTAD  
82



MASTER OSCILLATOR, PROGRAM COUNTERS,  
AND ANALOG-TO-DIGITAL CONVERTER

HD 921 REV. C. D  
SHEET 1 OF 7




(L) IS HOT SIDE OF LINE  
 (N) IS NEUTRAL (LOW SIDE)


POWER SUPPLY

HA931 REV C,D

SHEET 6 OF 6




FUNCTION SELECT LOGIC, AUDIO LEVEL INDICATOR, PSEUDO RANDOM NOISE GENERATOR, CAPSTAN DRIVE AND DISPLAY TIMING CIRCUITRY



SINGLE SIDE BAND GENERATOR

HA 931 REV. C, D SHEET 4 of 6

DATE 11-74





VOLTAGE CONTROLLED OSCILLATOR  
AND READ FIFO CLOCK SELECT

HA 931 REV. C, D  
SHEET 3 OF 6




VA. 2. 11-71

H949 page 56.

D27/4 MDAC  
(2) (DQAC)



LINE SWITCH  
6 POLE /  
DOUBLE THROW  
PUSH - PULL  
SWITCH



NOTE: MAIN AND  
DELAY OUTPUT  
CIRCUITRY ARE  
IDENTICAL.  
DESIGNATIONS IN  
BRACKETS REFER  
TO DELAY ONLY  
OUTPUT.

AUDIO I/O  
MOLEX SOCKET  
PIN ASSIGNMENTS

PIN #	SIGNAL
1	GND
2	COM
3	+
4	GND
5	+
6	COM
7	GND
8	COM
9	+


DELAY ONLY R.L.R.  
AUDIO IN R.L.R.  
MAIN OUT R.L.R.


VOL. 8 18-79

OUTPUT AUDIO PROCESSING

HA 931 REV. C,D SHEET 2 OF 6

\* OBS Andra  
83.0825 GS







INPUT AUDIO PROCESSING

HA 931 REV. C, D  
SHEET 1 OF 6


CA. R 11-79




## PITCH CHANGE TIMING & CONTROL







INPUT AUDIO PROCESSING



MASTER BLOCK DIAGRAM

