


DATE	BY	REVISION RECORD	AUTH.	OR.	CK.
3/11		Rev. 52, 05, 11			
		R12, 18 deleted,			
		R8, 13			

(in future consider running leds from +12V, changing IC 9, R9, 13 and panel R's appropriately)



IC 1 LM 3900
IC 2-4 MC 14001
IC 5, MC 14012
IC 6, 7 MC 14013
IC 8 MC 14011
IC 9 MC 14007

all grounds to (N)

'n' = 5
4
3
2
pulsed 300k


Last R-18 no R8, 13
Last C-4

- <23> (OPEN; feedthru on n.b. to <3>)
- <24> (N)
- <25> +15V
- <26> +5V
- <27> (OPEN; feedthru on n.b. to: R8, 13)
- <28> to <30> (OPEN)

note: following changes
to eliminate +5V sup:
ch R9 to 220k
ch R17 to 1.2 meg.
ch. to +12
ch 220's to 680Ω


(outputs clamped to +5 volts; pin 1)

IC layout



TOLERANCES (EXCEPT AS NOTED)	BUCHLA & ASSOCIATES		
DECIMAL	series 200	SCALE	DRAWN BY
±			APPROVED BY
FRACTIONAL	TITLE	PART. OF	
±	SCH: 5 STAGE SEG	208 P.S.S.	
ANGULAR	DATE	DRAWING NUMBER	
±	3-30-73	B 2080-1A	

DATE	SYM	REVISION RECORD	AUTH	DR	CK
5/21		change R22; add C5; delete C2, R25			



IC1,2,6 MC14016
IC3,4 LM3900
IC5 MC4015

test procedure

input: pulser; set pulser to hi speed
test: 4 random outs for 127 bits (not 63 or less)
and approx. 0-13 V range
connect randoms and pulser to 'keyboard-in'
signals. test program card for
presence of key pulse, key pressure,
key voltage, random 1, random 2.
test same with program sw.
on 'both' and 'front panel' with
P.S. @ 16 V

random
voltage
source
←
keyboard
interface

(8) (OPEN; feedthru on another board for B enable)
(9) (OPEN; " " " " " A enable)
(10) (OPEN; " " " " " env. attack pot)
(11) +15V
(12) (OPEN)
(14) -15V.
(22) @


IC layout




last R 33 no R25
last C 5 no C2

TOLERANCES (EXCEPT AS NOTED)			
DECIMAL	200 series	SCALE	DRAWN BY
±			APPROVED BY
FRACTIONAL	TITLE: RANDOM VOLT. SOURCE, PART OF SCH: KEYBOARD INTERFACE		PDR PSS.
±	DATE: 3-28-73	DRAWING NUMBER: B 2080-2A	
ANGULAR			
±			

DATE	SYM	REVISION RECORD	AUTH.	DR.	CK.
3/74		change R1, 5, 36, 38,			
		R13 to .715 and 1.8			
		37K; delete D1			
1/74		change R23, 100K to			
		1K; delete R1			



IC 1,2 RC-1156
 IC 3 MC14001
 IC 4 MC14016
 D3-6 1N457
 D2 1N5222-B
 Q1 2N1711
 NO DI



25K: 41
 10K: 8

IC layout

1 2 4 3



①

C	col	nominal	freq	ind
10	.002	.0022	450	.002-2005
8	.02	.015	65	
6	.2	.15	6.5	
4	1	1.3		
2	3	3		
0	10	10		

* 7. pencil chip


TOLERANCES (EXCEPT AS NOTED)	BUCHLA & ASSOC		
DECIMAL	200 SERIES	SCALE	DRAWN BY 5 H
FRACTIONAL	TITLE	DATE	APPROVED BY
ANGULAR	DATE	DRAWING NUMBER	
	6/5/75	B2060-4A	

DATE	SYM	REVISION RECORD	AUTH.	DR.	CK.
11/5		R25 68k → 100k	DR		
3/74		change R5			



R's 25, 27, 28 set current levels to gates

R37 (130k) can be 150k || 1.5 meg



last 'quadrant' of IC 4

IC 1,4,5 RC4136
IC 2,3 MC14016
VT 1-6 Vactrol
D3,4 1N5236

last R 45
C 5

* R7 & R10 are a common 47K
R13, 15, 24 are a common 3.7K
R31, 34, 41 are a common 3.3K


TOLERANCES (EXCEPT AS NOTED)	BUCHLA & ASSOCIATES		
DECIMAL	200 series	SCALE	DRAWN BY
±			APPROVED BY
FRACTIONAL	TITLE	PART OF MODEL	
±	SCH: MODULATR	208 P.S.S.	
ANGULAR	DATE	DRAWING NUMBER	
±	7-7-73	B 2080-5A	

adj range (5k) @ 16 Hz
" offset (20k) @ 50 Hz

Q31 probably here

(high frag
linearity)


DATE	BY	REVISION RECORD	AUTH.	DR.	CK.
11/6/71		mod CM amp added (41C)	DB		
3/72		changes R5, R47			
		R50; R51 to other			
		note of R17			



AD MATCHING PAIR
TEMP CO W Q31

- IC 1 LM 3900
- IC 2 RC 4136
- IC 3 LM 301A
- IC 4 μ A 726 C
- IC 5 MC14016 (+15, 0)
- IC 6 LM 311
- Q1 2N 4341
- Q2,3 2N 3565
- Q4 ITE 3800
- Q5 2N4339
- D1 1N457A

(7) -15
(8) +15
(9) Q
(10), (11) (OPEN)




TOLERANCES (EXCEPT AS NOTED)	Buchla & Associates		
DECIMAL	200 series	SCALE	DRAWN BY D
±			APPROVED BY
FRACTIONAL	TITLE SCH: MODULATION / PART OF MODEL OSCILLATOR 208		
±	DATE	DRAWING NUMBER	
ANGULAR	7-7-73	B 2080 - 6A	
±			

DATE	SYM	REVISION RECORD	AUTH.	DR.	CK.
3/4		change 'offset adj.'			
		R on track add R45			
		change R18			

7

(osc. control voltage generator)



note complex osc. is spread out on 3 boards. interconnections are coded with letters (a)-(y).

see also B 2080 - 8
B 2080 - 9

VT1, 2 Vactrol
IC1, 2 RC4136
IC3 LM301A
IC4 μ A 726C
Q1 2N4341
Q1, 2 1N457
R1's 16 (including R21a)
C's 12

OB5

4 lines
(all off board)

10:10
3 mod key
6 osc key
9 65%

1 3 2
4 1
layout


+ R12 and R24 are common 22K
no C1
* R45 is 39K in unit #4

TOLERANCES (EXCEPT AS NOTED)		BUCHLA & ASSOCIATES	
DECIMAL	200 series	SCALE —	DRAWN BY D
±			APPROVED BY
FRACTIONAL	TITLE SCH: MODEL / part 1 complex osc.		
±	208 P. S. S.		
ANGULAR	DATE	DRAWING NUMBER	
±	7-7-73	B 2080 - 7A	

DATE	SYM	REVISION RECORD	AUTH.	DR.	CR.
3/7		change R25, 28, 40			

(sub-oscillator)


(final waveshape section)




(70w
freq.
linearity)

IC 1, 4 RC 4136
IC 2 MCF4016
IC 3 LM 3900
Q1 2N4339 selected
VT 1 VACTROL
DI-2 1N457


note 1
chose to
optimize
in freq
linearity
change
R2
to optimize
linearity
R9: 100k



Test: check ΔV @ pin <15>
check sig out @ pin <4>
vary waveshape @ pins <1>, <2>



<17> +15
<18> -15
<16> Q
<9> N
<3>, <5>, <10>, <8> (OPEV)
<107>, <111>




2 trimmers
1 for 70w freq linearity off board
1 for sine wave adj. on board

TOLERANCES (EXCEPT AS NOTED)			
BUCHAN ASSOCIATES			
DECIMAL	R20 series	SCALE	DRAWN BY V
±			APPROVED BY
FRACTIONAL	TITLE	part 2 complex osc.	
±	GCH: MODEL 208 PROG. SOUND SOURCE		
ANGULAR	DATE	DRAWING NUMBER	
±	7-7-73	B 2080-8A	

DATE	BY	REVISION RECORD	AUTH.	DR.	CK.

9



- <4> — NC
- <7> — NC
- <8> — +5
- <9> — .01
- <10> — Q
- <11> — +15
- <12> — .01

(consider replacing R5 with fixed R)

last count R30
C7

015.

ic layout


(R7 sets range of feedforward correction
for high modulation index. trim with R5)
(R's 20, 22 set lock gain (and above))

- D1-9 IN457 A
- IC 1,2 MC 846 P
- IC3 DG 200 A
- IC4 RC4136
- IC5-7 301A

TOLERANCES (EXCEPT AS NOTED)			
BUCHLA & ASSOCIATES			
DECIMAL	200 series	SCALE	DRAWN BY
±		—	APPROVED BY
FRACTIONAL	TITLE		
±	SCH: COMPLEX / PART OF MODEL		
±	OSC. PART 3 / 208 P.S.S.		
ANGULAR	DATE	DRAWING NUMBER	
±	7-7-73	B 2080 - 9	

DATE	BY	REVISION RECORD	AUTH.	DR.	CK.
11/5		drop bootstrap 10/16 supply	1/3		
3/21		change R22, C29			

10




- IC 1, 2 RC4136
- IC 3 MC14016
- Q 1 2N1711
- Q 2 2N4340
- D1-3 1N457
- D 4 1N5228

Wot
C:14
R:49


TOLERANCES (EXCEPT AS NOTED)			
DECIMAL	Series 200	SCALE	DRAWN BY CJ
±			APPROVED BY
FRACTIONAL	TITLE	MODEL 208	GATE 1
±	SCH:	PSS	PREAMP
ANGULAR	DATE	DRAWING NUMBER	
±	8-17-73	B2080-10A	

DATE	BY	REVISION RECORD	AUTH.	DR.	CK.
11/5		drop bootstrapped supply			
		To IC4			
		change pin 9 iloff around			
5/71		change R1K, R25, R29			




TOLERANCES (EXCEPT AS NOTED)		BUCHLA & ASSOCIATES	
DECIMAL	200 SERIES	SCALE	DRAWN BY CJ
±			APPROVED BY
FRACTIONAL	TITLE		
±	SCH: PROG SOUND SOURCE MODEL 208 GATE 2		
ANGULAR	DATE	DRAWING NUMBER	
±	8-10-73	B2080-11A	

12




shorted (Q) and (N) on this board to eliminate pulse feedthru (especially with gate on pulser), oec noise @ hi freq, osc feed thru. done from #4 on, no deleterious effects yet noted prevents 380 osc. @ gain shown




DATE	BY	REVISION RECORD	AUTH.	DR.	CK.
3/2/73		change R15, 90, 91; short (Q), (N) inputs			
		reverse return to terminal pts			

IC1 IC4136
IC2,3,4 LM380



TOLERANCES (EXCEPT AS NOTED)		BUCHLA & ASSOCIATES	
DECIMAL	200 Series	SCALE	DRAWN BY CJ
±			APPROVED BY
FRACTIONAL	TITLE		
±	SCH: MODEL 208 PSS OUTPUT		
ANGULAR	DATE	DRAWING NUMBER	
±	8-17-73	B2080-12A	




BUCHLA ASSOC.

B2080-13

POWER -15 +15 +5 +12

max 190 260 60 *

* To 300 ma. depending on output level



BUCHLA ASSOC

B2080-14